Supporting a dynamic SPMD in a multi-threaded architecture
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present a multithreaded architecture model which can efficiently support a single-program multiple-data (SPMD) computation of programs with dynamic data structures. It is based on a dynamic SPMD model where the access delay due to a remote reference of a dynamic data structure can be tolerated by having multiple threads of control concurrently in execution within each processor. However, the present model permits the exploitation of locality of references through the use of caches for remote memory operations. When a remote memory access operation is encountered and cannot be satisfied locally, the processor can have the flexibility of migrating the thread to a remote processor when (and only when) such migration is desirable.Keywords
This publication has 14 references indexed in Scilit:
- Toward a dataflow/von Neumann hybrid architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MASA: a multithreaded processor architecture for parallel symbolic computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- APRIL: a processor architecture for multiprocessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Supporting SPMD execution for dynamic data structuresPublished by Springer Nature ,1993
- A high-speed memory organization for hybrid dataflow / von Neumann computingFuture Generation Computer Systems, 1992
- The Tera computer systemPublished by Association for Computing Machinery (ACM) ,1990
- A survey of cache coherence schemes for multiprocessorsComputer, 1990
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- Programming for ParallelismComputer, 1987
- Data parallel algorithmsCommunications of the ACM, 1986