A 35 Mb/s mixed-signal decision-feedback equalizer for disk-drive applications

This publication has 11 references indexed in Scilit:

• A 54 Mhz BiCMOS Digital Equalizer For Magnetic Disk Drives
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 20 Msample/s switched-capacitor finite impulse response filter in 2 μm CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Adaptive switched-capacitor filters based on the LMS algorithm
  IEEE Transactions on Circuits and Systems I: Regular Papers, 1993
• Adaptive equalization in magnetic-disk storage channels
  IEEE Communications Magazine, 1990
• A 200-MHz CMOS phase-locked loop with dual phase detectors
  IEEE Journal of Solid-State Circuits, 1989
• A 100-MHz pipelined CMOS comparator
  IEEE Journal of Solid-State Circuits, 1988
• A true single-phase-clock dynamic CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1987
• Density improvements in digital magnetic recording by decision feedback equalization
  IEEE Transactions on Magnetics, 1986
• On Mean-Square Decision Feedback Equalization and Timing Phase
  IEEE Transactions on Communications, 1977