The map method for synthesis of combinational logic circuits
- 1 November 1953
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics
- Vol. 72 (5) , 593-599
- https://doi.org/10.1109/tce.1953.6371932