Command vector memory systems: high performance at low cost
- 1 January 1998
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The focus of this paper is on designing both a low cost and high performance, high bandwidth vector memory system that takes advantage of modern commodity SDRAM memory chips. To successfully extract the full bandwidth from SDRAM parts, we propose a new memory system organization based on sending commands to the memory system as opposed to sending individual addresses. A command specifies, in a few bytes, a request for multiple independent memory words. A command is similar to a burst found in DRAM memories, but does not require the memory words to be consecutive. The command is sent to all sections of the memory array simultaneously, thus not requiring a crossbar in the proper sense. Our simulations show that this command based memory system can improve performance over a traditional SDRAM-based memory system by factors that range between 1.15 up to 1.54. Moreover, in many cases, the command memory system outperforms even the best SRAM memory system under consideration. Overall the command based memory system achieves similar or better results than a 10 ns SRAM memory system (a) using fewer banks and (b) using memory devices that are between 15 to 60 times cheaper.Peer ReviewedPostprint (published versionKeywords
This publication has 7 references indexed in Scilit:
- CDRAM in a unified memory architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache performance in vector supercomputersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vector multiprocessors with arbitrated memory accessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct RAMbus technology: the new main memory standardIEEE Micro, 1997
- The Mips R10000 superscalar microprocessorIEEE Micro, 1996
- Quantitative analysis of vector codePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Performance of cached DRAM organizations in vector supercomputersACM SIGARCH Computer Architecture News, 1993