Design and implementation of high performance dynamic 64-bit parallel adder with enhanced testability
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 519-522
- https://doi.org/10.1109/cicc.1998.695032
Abstract
This paper presents a fast, low power, binary carry look-ahead 64-bit dynamic parallel adder architecture for a high frequency microprocessor. The adder core is composed of several basic building blocks and feedback reset chain blocks implemented in self-resetting CMOS (SRCMOS) circuits. All circuits are design with enhanced testability. A new tool, SPA (SRCMOS Pulse Analyzer) is developed for dynamic and static checks. The nominal propagation delay and power dissipation of the adder are measured to be 1.5 ns (at 22 C with Vdd=2.5 V) and 300 mW. The adder core size is 1.6 mm/spl times/0.275 mm. The process that the design is based upon in a 0.5 /spl mu/m IBM CMOS5X technology with 0.25 /spl mu/m effective channel length and 5 layers of metal. The circuit techniques are ready to be migrated to sub-nanosecond microprocessor design.Keywords
This publication has 4 references indexed in Scilit:
- A 400 MHz S/390 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 500 MHz 32-word X 64-bit 8-port Self-resetting CMOS Register File And Associated Dynamic-to-static LatchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- High Speed Adder Circuit Using Dummy Carry methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architectureIEEE Journal of Solid-State Circuits, 1991