Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 5 (4) , 597-616
- https://doi.org/10.1109/tcad.1986.1270230
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Multiple-Valued Logic—its Status and its FutureIEEE Transactions on Computers, 1984
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974
- Optimum State Assignment for Synchronous Sequential CircuitsIEEE Transactions on Computers, 1972
- An Algorithm for Finding Secondary Assignments of Synchronous Sequential CircuitsIEEE Transactions on Computers, 1968
- State Assignments in Combinational NetworksIEEE Transactions on Electronic Computers, 1965
- The Coding of Internal States of Sequential CircuitsIEEE Transactions on Electronic Computers, 1964
- Minimization of Boolean Functions*Bell System Technical Journal, 1956
- Introduction to a General Theory of Elementary PropositionsAmerican Journal of Mathematics, 1921