Power-efficient layered turbo decoder processor
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- VLSI implementation issues of TURBO decoder design for wireless applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI architectures for turbo codesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- PHIDEO: High-level synthesis for high throughput applicationsJournal of Signal Processing Systems, 1995