Design verification and reachability analysis using algebraic manipulation

This publication has 7 references indexed in Scilit:

• Compositional model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Implicit state enumeration of finite state machines using BDD's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sequential circuit verification using symbolic model checking
  Published by Association for Computing Machinery (ACM) ,1990
• Verification of interacting sequential circuits
  Published by Association for Computing Machinery (ACM) ,1990
• An algorithmic procedure for checking safety properties of protocols
  IEEE Transactions on Communications, 1989
• Research on Automatic Verification of Finite-State Concurrent Systems
  Annual Review of Computer Science, 1987
• Communicating sequential processes
  Communications of the ACM, 1978