Timing, Logic and Mixed-Mode Simulation for Large MOS Integrated Circuits

This publication has 13 references indexed in Scilit:

• A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain
  IEEE Transactions on Circuits and Systems, 1979
• An efficient heuristic cluster algorithm for tearing large-scale networks
  IEEE Transactions on Circuits and Systems, 1977
• Diakoptic and generalized hybrid analysis
  IEEE Transactions on Circuits and Systems, 1976
• A latent macromodular approach to large-scale sparse networks
  IEEE Transactions on Circuits and Systems, 1976
• A three-value computer design verification system
  IBM Systems Journal, 1969
• A Digital System Design Language (DDL)
  IEEE Transactions on Computers, 1968
• Automatic analysis of electronic digital circuits using list processing
  Communications of the ACM, 1966
• General survey of design automation of digital computers
  Proceedings of the IEEE, 1966
• An ALGOL-like computer design language
  Communications of the ACM, 1965
• Optimizing bit-time computer simulation
  Communications of the ACM, 1963