An evaluation of fault-tolerant hypercube architectures for onboard computing
- 10 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A proposal for a fault-tolerant binary hypercube architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hyperswitch network for the hypercube computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the feasibility of a spaceborne fault-tolerant hypercubePublished by American Institute of Aeronautics and Astronautics (AIAA) ,1989
- A high-speed message-driven communication architecturePublished by Association for Computing Machinery (ACM) ,1988
- Deadlock-Free Message Routing in Multiprocessor Interconnection NetworksIEEE Transactions on Computers, 1987
- Reliability Modeling for Fault-Tolerant ComputersIEEE Transactions on Computers, 1971