Design of modifiable-weight synapse CMOS analog cell
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A programmable analog neural network chipIEEE Journal of Solid-State Circuits, 1989
- Design of parallel hardware neural network systems from custom analog VLSI 'building block' chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A general purpose analog neural computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A 20-V four-quadrant CMOS analog multiplierIEEE Journal of Solid-State Circuits, 1985
- A monolithic adaptive filterIEEE Journal of Solid-State Circuits, 1983
- Classical and Instrumental Learning by Neural NetworksPublished by Elsevier ,1974