Considerations in the VLSI circuit implementation of 2B1Q transceivers
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 861-864
- https://doi.org/10.1109/iscas.1988.15059
Abstract
The signal-processing functions required to implement echo-cancelling transceivers with 2B1Q line code for ISDN (integrated-services digital network) basic-rate-access digital subscriber loops are discussed. The simplifications that follow from the use of 2B1Q are presented. It is concluded that transceivers that sacrifice an insignificant amount of the excellent performance of 2B1Q can be realized very efficiently. Decision-directed timing recovery, control of the echo tail by high-pass filtering, and simple algorithm modifications to negate the effect of four-level signals on complexity reduce the required digital signal processing largely to the implementation of highly structured algorithms of moderate complexity. Switched-capacitor-based transmitters, dual amplifier differential line driving, and DSM A/D (analog-to-digital) conversion provide analog interface functions capable of giving the necessary performance in 5-V CMOS technology.Keywords
This publication has 11 references indexed in Scilit:
- A long reach digital subscriber loop transceiverBT Technology Journal, 2007
- Non-linear system modelling : Concept and applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CMOS analog front end of a transceiver with digital echo cancellation for ISDNIEEE Journal of Solid-State Circuits, 1988
- A single-chip U-interface transceiver for ISDNIEEE Journal of Solid-State Circuits, 1987
- A highly linear CMOS buffer amplifierIEEE Journal of Solid-State Circuits, 1987
- Integrated Full-Digital U-Interface Circuit for ISDN Subscriber LoopsIEEE Journal on Selected Areas in Communications, 1986
- A 160-kb/s digital subscriber loop transceiver with memory compensation echo cancellerIEEE Journal of Solid-State Circuits, 1986
- Clock sensitivity reduction in echo cancellersElectronics Letters, 1985
- A self-calibrating 15 bit CMOS A/D converterIEEE Journal of Solid-State Circuits, 1984
- A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital ConvertersIEEE Transactions on Communications, 1974