Rapid yield estimation as a computer aid for analog cell design
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- OASYS: a framework for analog circuit synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ACACIA: the CMU analog design systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- IDAC: an interactive design tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1987
- A prototype framework for knowledge-based analog circuit synthesisPublished by Association for Computing Machinery (ACM) ,1987
- VLSI Yield Prediction and Estimation: A Unified FrameworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- FABRICS II: A Statistically Based IC Fabrication Process SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Statistical Simulation of the IC Manufacturing ProcessIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982