Recent advances in VLSI layout
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 78 (2) , 237-263
- https://doi.org/10.1109/5.52212
Abstract
No abstract availableThis publication has 100 references indexed in Scilit:
- New global routing subsystem for CMOS gate arraysIEE Proceedings - Circuits, Devices and Systems, 1994
- A unified approach to the via minimization problemIEEE Transactions on Circuits and Systems, 1989
- Global Wiring by Simulated AnnealingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- An Automatic Routing Scheme for General Cell LSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- A Rerouting Scheme for Single-Layer Printed Wiring BoardsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Steiner trees, partial 2–trees, and minimum IFI networksNetworks, 1983
- Rectilinear line segment intersection, layered segment trees, and dynamizationJournal of Algorithms, 1982
- On optimum single-row routingIEEE Transactions on Circuits and Systems, 1979
- The multilayer routing problem: Algorithms and necessary and sufficient conditions for the single-row, single-layer caseIEEE Transactions on Circuits and Systems, 1976
- Steiner's problem in graphs and its implicationsNetworks, 1971