A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process
- 28 September 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 0 references indexed in Scilit: