Clustered speculative multithreaded processors
- 1 May 1999
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 365-372
- https://doi.org/10.1145/305138.305214
Abstract
In this paper we present a processor microarchitecture that can simultaneously execute multiple threads and has a clustered design for scalability purposes. A main feature of the proposed microarchitecture is its capability to spawn speculative threads from a single-thread application at run-time. These speculative threads use otherwise idle resources of the machine. Spawning a speculative threads involves predicting its control flow as well as its dependences with other threads and the values that flow through them. In this way, threads that are not independent can be executed in parallel. Control-flow, data value and data dependence predictors particularly designed for this type of microarchitecture are presented. Results show the potential of the microarchitecture to exploit speculative parallelism in programs that are hard to parallelize at compile-time, such as the SpecInt95. For a 4 thread unit configuration, some programs such as ijpeg and li can exploit an average degree of parallelism of more than 2 threads per cycle. The average degree of parallelism for the whole SpecInt95 suite is 1.6 threads per cycle. This speculative parallelism results in significant speedups for all the SpecInt95 programs when compared with a single-thread execution.Keywords
This publication has 13 references indexed in Scilit:
- Data speculation support for a chip multiprocessorPublished by Association for Computing Machinery (ACM) ,1998
- Coarse-grained speculative execution in shared-memory multiprocessorsPublished by Association for Computing Machinery (ACM) ,1998
- Speculative multithreaded processorsPublished by Association for Computing Machinery (ACM) ,1998
- The potential of data value speculation to boost ILPPublished by Association for Computing Machinery (ACM) ,1998
- Hardware and software support for speculative execution of sequential binaries on a chip-multiprocessorPublished by Association for Computing Machinery (ACM) ,1998
- Dynamic speculation and synchronization of data dependencesPublished by Association for Computing Machinery (ACM) ,1997
- Improving superscalar instruction dispatch and issue by exploiting dynamic code sequencesPublished by Association for Computing Machinery (ACM) ,1997
- MULTITHREADED DECOUPLED ARCHITECTUREInternational Journal of High Speed Computing, 1995
- Multiscalar processorsPublished by Association for Computing Machinery (ACM) ,1995
- Simultaneous multithreadingPublished by Association for Computing Machinery (ACM) ,1995