A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip

This publication has 3 references indexed in Scilit:

• A delay line loop for frequency synthesis of de-skewed clock
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems
  IEEE Transactions on Nuclear Science, 1995
• A CMOS four-channel*1K time memory LSI with 1-ns/b resolution
  IEEE Journal of Solid-State Circuits, 1992