Transforming linear systems for joint latency and throughput optimization
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Design of high throughput, low latency and low cost structures for linear systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- A Survey of High-Level Synthesis SystemsPublished by Springer Nature ,1991
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- Loop optimization in register-transfer scheduling for DSP-systemsPublished by Association for Computing Machinery (ACM) ,1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Static Scheduling of Synchronous Data Flow Programs for Digital Signal ProcessingIEEE Transactions on Computers, 1987
- Analysis of linear digital networksProceedings of the IEEE, 1975