SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor
- 1 June 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 21614393,p. 2849-2856
- https://doi.org/10.1109/ijcnn.2008.4634199
Abstract
SpiNNaker is a novel chip - based on the ARM processor - which is designed to support large scale spiking neural networks simulations. In this paper we describe some of the features that permit SpiNNaker chips to be connected together to form scalable massively-parallel systems. Our eventual goal is to be able to simulate neural networks consisting of 109 neurons running in dasiareal timepsila, by which we mean that a similarly sized collection of biological neurons would run at the same speed. In this paper we describe the methods by which neural networks are mapped onto the system, and how features designed into the chip are to be exploited in practice. We will also describe the modelling and verification activities by which we hope to ensure that, when the chip is delivered, it will work as anticipated.Keywords
This publication has 18 references indexed in Scilit:
- Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource UtilizationIEEE Transactions on Neural Networks, 2007
- SIRENS: A Simple Reconfigurable Neural Hardware Structure for artificial neural network implementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Polychronization: Computation with SpikesNeural Computation, 2006
- Functional imaging with cellular resolution reveals precise micro-architecture in visual cortexNature, 2005
- Simple model of spiking neuronsIEEE Transactions on Neural Networks, 2003
- Developmental robotics: manifesto and applicationPhilosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences, 2003
- Implementation of artificial neural networks on a reconfigurable hardware acceleratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Morphological characterization ofin vitroneuronal networksPhysical Review E, 2002
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A computational model of hippocampal place fields.Behavioral Neuroscience, 1985