A Study of Data Interlock in Computational Networks for Sparse Matrix Multiplication
- 1 September 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-36 (9) , 1101-1107
- https://doi.org/10.1109/TC.1987.5009541
Abstract
The general question addressed in this study is: are regular networks suitable for sparse matrix computations? More specifically, we consider a special purpose self-timed computational array that is designed for a specific dense matrix computation. We add to each cell in the network the capability of recognizing and skipping operations that involve zero operands, and then ask how efficient is this resulting network for sparse matrix computation? In order to answer this question, it is necessary to study the effect of data interlock on the performance of self-timed networks. For this, the class of pseudosystolic networks is introduced as a hybrid class between systolic and self-timed networks. Networks in this class are easy to analyze, and provide a means for the study of the worst case performance of self-timed networks. The well known concept of computation fronts is also generalized to include irregular flow of data, and a technique based on the propagation of such computation fronts is suggested for the estimation of the processing time and the communication time of pseudosystolic networks.Keywords
This publication has 10 references indexed in Scilit:
- (SM)/sup 2/-II: a large-scale multiprocessor for sparse matrix calculationsIEEE Transactions on Computers, 1990
- Formal analysis of a systolic system for finite element stiffness matricesJournal of Computer and System Sciences, 1985
- An Efficient Parallel Algorithm for the Solution of Large Sparse Linear Matrix EquationsIEEE Transactions on Computers, 1983
- Wavefront Array Processor: Language, Architecture, and ApplicationsIEEE Transactions on Computers, 1982
- Introduction to the configurable, highly parallel computerComputer, 1982
- Highly concurrent computing structures for matrix arithmetic and signal processingComputer, 1982
- On the Mapping ProblemIEEE Transactions on Computers, 1981
- A Wavefront Notation Tool for VLSI Array DesignPublished by Springer Nature ,1981
- A multi-microprocessor system for finite element structural analysisComputers & Structures, 1979
- Reducing the bandwidth of sparse symmetric matricesPublished by Association for Computing Machinery (ACM) ,1969