Hot-carrier reliability design guidelines for CMOS logic circuits