Concurrent error-detection and modular fault-tolerance in a 32-bit processing core for embedded space flight applications
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 128-130
- https://doi.org/10.1109/ftcs.1994.315650
Abstract
This paper describes the concurrent error-detection methods employed in the ERC32, a 32-bit processing core for embedded space flight applications. The processor core consists of three devices; an integer unit, a floating point unit and a memory controller. All three devices are provided with internal concurrent error-detection, mainly to detect transient errors. Over 98% of all latched errors are detected. Depending on the error location, errors can be removed by instruction retry or by software intervention without loss of context. A program flow control mechanism is provided to detect execution anomalies due to undetected errors. To further increase the error-detection coverage, each device can be operated in master/checker mode.Keywords
This publication has 1 reference indexed in Scilit:
- Architecture of Fault-Tolerant ComputersComputer, 1984