Cell broadband engine interconnect and memory interface

Abstract
Presents a collection of slides covering the following topics: cell broadband engine key features; cell BE interconnect; cell broadband engine die; bus interface controller; element interconnect bus; resource allocation management; memory interface controller; and design to support XDR DRAM controller.

This publication has 0 references indexed in Scilit: