A mechanism for efficient context switching
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 301-304
- https://doi.org/10.1109/iccd.1991.139903
Abstract
Context switches are slow in conventional processorsbecause the entire processor state must be savedand restored, even if much of the restored state is notused before the next context switch. This unnecessarydata movement is required because of the coarsegranularity of binding between names and registers.In this paper we introduce the Context Cache, whichbinds variable names to individual registers. This allowscontext switches to be very inexpensive, sinceregisters are only loaded and...Keywords
This publication has 4 references indexed in Scilit:
- Toward a dataflow/von Neumann hybrid architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MASA: a multithreaded processor architecture for parallel symbolic computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architecture of a message-driven processorPublished by Association for Computing Machinery (ACM) ,1987
- System Design of a Dynamic MicroprocessorIEEE Transactions on Computers, 1970