High-Speed Time Division Switch for 32-Mbit/s Bearer Rate Signals
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 5 (8) , 1249-1255
- https://doi.org/10.1109/jsac.1987.1146648
Abstract
This paper describes the high-speed time division switch employed in a 32-Mbit/s bearer signal communications system. System performance is realized by using three technologies. The first is a switch structure referred to as a 2-RAM 2-bank structure which ensures high-speed performance by increasing switching throughput four times over that of the basic structure. The second is the inclusion in the switch of two types of peripheral logic developed using Si-bipolar super-self-aligned process technology. The third is high-speed synchronous transmission of data. A large channel capacity time division switching network is also discussed. In conjunction with the network, these technologies make it possible to realize the ISDN time division switches necessary for such services as TV and high-definition TV communications.Keywords
This publication has 8 references indexed in Scilit:
- A Novel Concept for High-Speed Time Switch Approaching Memory Read Cycle LimitIEEE Transactions on Communications, 1986
- A 0.85-ns 1-kbit ECL RAMIEEE Journal of Solid-State Circuits, 1986
- High-Speed Digital Switching Technology Using Space-Division-Switch LSI'sIEEE Journal on Selected Areas in Communications, 1986
- High-Speed Time Switch Using GaAs LSI TechnologyIEEE Journal on Selected Areas in Communications, 1986
- A 2Gb/s throughput GaAs digital time switch LSI using LSCFLIEEE Transactions on Electron Devices, 1985
- Monolithic 2.1 Gbit/s decision circuit with a decision threshold ambiguity width of less than 10 mVElectronics Letters, 1985
- Gigabit logic bipolar technology: advanced super self-aligned process technologyElectronics Letters, 1983
- Some aspects of time-division data switch designProceedings of the IEEE, 1977