Structure of a cryogenic associative processor
- 1 January 1964
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 52 (10) , 1182-1190
- https://doi.org/10.1109/PROC.1964.3306
Abstract
A 5000 word, 72-bit per word cryogenic associative processor has been designed in considerable detail. In addition to the basic associative features, this processor features sorting, selective writing, marking, and next higher, next lower, and range retrieving. The physical and logical structures of the system are described, and the low temperature and room temperature requirements are outlined. The reasons for choosing the outlined configuration are also discussed.Keywords
This publication has 0 references indexed in Scilit: