Runtime reconfiguration techniques for efficient general-purpose computation
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 17 (1) , 42-52
- https://doi.org/10.1109/54.825676
Abstract
By exploiting hardware partitioning and applying runtime reconfiguration techniques, microprocessor efficiency is significantly improved while retaining high clock speed, dense functionality, and conventional development toolsKeywords
This publication has 12 references indexed in Scilit:
- Selective cache ways: on-demand cache resource allocationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic IPC/clock rate optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Alpha 21264 microprocessor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Methodology for the analysis of dynamic application parallelism and its application to reconfigurable computingPublished by SPIE-Intl Soc Optical Eng ,1999
- Power considerations in the design of the Alpha 21264 microprocessorPublished by Association for Computing Machinery (ACM) ,1998
- Continuous profilingACM Transactions on Computer Systems, 1997
- Will physical scalability sabotage performance gains?Computer, 1997
- The HP PA-8000 RISC CPUIEEE Micro, 1997
- CACTI: an enhanced cache access and cycle time modelIEEE Journal of Solid-State Circuits, 1996
- Energy efficient CMOS microprocessor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995