Design and implementation of bandpass delta-sigma modulators using half-delay integrators
- 1 May 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 45 (5) , 535-546
- https://doi.org/10.1109/82.673635
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A two-chip digital car radioPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An 81 MHz IF receiver in CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Combining subband decomposition and sigma delta modulation for wideband A/D conversionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High speed A/D conversion using QMF banksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Fourth Order Bandpass Delta-Sigma Modulator with Digitally Programmable Passband FrequencyAnalog Integrated Circuits and Signal Processing, 1997
- Multiband sigma-delta modulationElectronics Letters, 1993
- A fourth-order bandpass sigma-delta modulatorIEEE Journal of Solid-State Circuits, 1993
- A 15 b 30 kHz bandpass sigma-delta modulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Bandpass sigma-delta modulationElectronics Letters, 1989
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987