Polymorphic Arrays: A Novel VLSI Layout For Systolic Computers
- 25 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 02725428,p. 37-45
- https://doi.org/10.1109/sfcs.1984.715899
Abstract
This paper proposes a novel architecture for massively parallel systolic computers, which is based on results from lattice theory. In the proposed architecture, each processor is connected to four other processors via constant-lenght wires in an regular borderless pattern. The mapping of processes to processors is continuous, and the architecture guarantees exceptional load uniformity for rectangular process arrays of arbitrary sizes. In addition, no timesharing is ever required when the ration of processes to processors is smaller than 1//spl radic/5.Keywords
This publication has 2 references indexed in Scilit:
- An application of number theory to the organization of raster-graphics memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Apiary network architecture for knowledgeable systemsPublished by Association for Computing Machinery (ACM) ,1980