Efficient Direct User Level Sockets for an Intel® Xeon™ Processor Based TCP On-Load Engine

This publication has 7 references indexed in Scilit:

• ETA: experience with an intel xeon processor as a packet processing engine
  IEEE Micro, 2004
• TCP performance re-visited
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Queue pair IP: a hybrid architecture for system area networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The Paragon implementation of the NX message passing interface
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Scheduling communication on an SMP node parallel machine
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
  ACM Transactions on Computer Systems, 1997
• The importance of non-data touching processing overheads in TCP/IP
  Published by Association for Computing Machinery (ACM) ,1993