Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (2) , 208-224
- https://doi.org/10.1109/43.205002
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A Constraint-driven Placement Methodology For Analog Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SLAM: a smart analog module layout generator for mixed analog-digital VLSI designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An efficient algorithm for layout compaction problem with symmetry constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high-packing density module generator for bipolar analog LSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A routing system for mixed A/D standard cell LSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new routing method for full custom analog ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- KOAN/ANAGRAM II: new tools for device-level analog placement and routingIEEE Journal of Solid-State Circuits, 1991
- A technology-independent approach to custom analog cell generationIEEE Journal of Solid-State Circuits, 1991
- A generalized approach to routing mixing analog and digital signal nets in a channelIEEE Journal of Solid-State Circuits, 1989
- DELIGHT.SPICE: an optimization-based system for the design of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988