Incremental design of scalable interconnection networks using basic building blocks
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 11 (11) , 1126-1140
- https://doi.org/10.1109/71.888634
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- The Turn Model for Adaptive RoutingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- NEC Cenju-3: a microprocessor-based parallel computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The SP1 high-performance switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture and implementation of VulcanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance evaluation of switch-based wormhole networksIEEE Transactions on Parallel and Distributed Systems, 1997
- The CM-5 Connection MachineCommunications of the ACM, 1993
- ATOMIC: A Low-Cost, Very-High-Speed, Local Communication ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A survey of wormhole routing techniques in direct networksComputer, 1993
- Performance analysis of k-ary n-cube interconnection networksIEEE Transactions on Computers, 1990
- The torus routing chipDistributed Computing, 1986