Flip chip ball grid array component testing under board flexure
- 28 July 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 05695503,p. 937-944 Vol. 1
- https://doi.org/10.1109/ectc.2005.1441385
Abstract
With increasing attention on component damage caused by motherboard flexure during manufacturing processes, strain-based methodologies are being incorporated into component testing and manufacturing tool qualifications. While significant progress has been made in proliferation of these methodologies, some fundamental questions have not been sufficiently addressed. One of these is the nature in which bend mode impacts the relationship between board strain and forces or stresses acting on the solder ball. To understand this, a study into the effect of bend mode was performed. From a flexure experiment and a series of finite element models, it is shown that the point at which interconnects fail is associated with the mode in which the board is deformed. As a metric to measure board strain, maximum principal strain is very sensitive to bend mode. The diagonal strain metric can reduce, but cannot completely eliminate, bend mode sensitivity. Both the design of experiment (DOE) and the finite element models show that a planar bend mode in which the board has significant curvature in only one direction (e.g. four-point bend) is more benign than a mode in which the board has significant curvature in two orthogonal directions (e.g. twist and a spherical mode). In addition, it was found that a strain gauge placed on the substrate corner can be a very useful experimental tool in flip-chip ball grid array (FCBGA) component testing for the purpose of identifying the onset of cracking under lands on the PCB side. These key points have been successfully incorporated into the flexure testing methodology for FCBGA components at Intel.Keywords
This publication has 3 references indexed in Scilit:
- Use-condition-based cyclic bend test development for handheld componentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Board level reliability of CSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effect of circuit board flexure on flip chips before underfillPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002