A wafer scale integration systolic processor for connected word recognition
- 24 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 9, 367-370
- https://doi.org/10.1109/icassp.1984.1172590
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Dynamic time warping algorithms for SIMD machines and VLSI processor arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Dynamic Time Warp Pattern Matching Using an Integrated Multiprocessing ArrayIEEE Transactions on Computers, 1983
- The Effects of Selected Signal Processing Techniques on the Performance of a Filter-Bank-Based Isolated Word RecognizerBell System Technical Journal, 1983
- A level building dynamic time warping algorithm for connected word recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976
- Minimum prediction residual principle applied to speech recognitionIEEE Transactions on Acoustics, Speech, and Signal Processing, 1975
- Computer Multiplication and Division Using Binary LogarithmsIEEE Transactions on Electronic Computers, 1962