A PLL clock generator with 5 to 110 MHz lock range for microprocessors
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors describe a phase-locked-loop (PLL)-based deskewed clock generator that is fully integrated with a microprocessor and achieves a skew of less than 0.1 ns with peak-to-peak jitter of 0.45 ns using an 0.8- mu m CMOS technology. The block diagram of the deskewed clock generator is shown along with the measured schmoo diagram of the PLL clock generator functionality frequency versus supply voltage.Keywords
This publication has 4 references indexed in Scilit:
- A CMOS 100MHz MicroprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An enhancement-mode MOS voltage-controlled linear resistor with large dynamic rangeIEEE Transactions on Circuits and Systems, 1990
- A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOSIEEE Journal of Solid-State Circuits, 1990
- A variable delay line PLL for CPU-coprocessor synchronizationIEEE Journal of Solid-State Circuits, 1988