The systematic exploration of pipelined array multiplier performance
- 23 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 10, 1461-1464
- https://doi.org/10.1109/icassp.1985.1168163
Abstract
The throughput of a combinational array multiplier is shown to be asymptotically suboptimal using performance measures derived from VLSI models of computation. Applying a systematic transformation called retiming, a class of asymptotically optimal pipelined array multipliers is obtained. The optimum circuit performance within this class must be deternmined empirically through repeated iterations of multiplier layout generation, circuit extraction, and electrical simulation. The structure of these pipelined multipliers facilitates such an empirical investigation by admitting very regular layouts that can be generated quickly and interactively.Keywords
This publication has 6 references indexed in Scilit:
- A design by example regular structure generatorPublished by Association for Computing Machinery (ACM) ,1985
- EXCL: A Circuit Extractor for IC DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Combinatorial Limit to the Computing Power of VLSI CircuitsIEEE Transactions on Computers, 1983
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- A critique of network speed in VLSI models of computationIEEE Journal of Solid-State Circuits, 1982
- The Simulation of MOS Integrated Circuits Using SPICE2Published by Defense Technical Information Center (DTIC) ,1980