Memory Performance and Scalability of Intel's and AMD's Dual-Core Processors: A Case Study
- 1 April 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10972641,p. 55-64
- https://doi.org/10.1109/pccc.2007.358879
Abstract
As chip multiprocessor (CMP) has become the mainstream in processor architectures, Intel and AMD have introduced their dual-core processors to the PC market. In this paper, performance studies on an Intel Core 2 Duo, an Intel Pentium D and an AMD Athlon 64times2 processor are reported. According to the design specifications, key derivations exist in the critical memory hierarchy architecture among these dual-core processors. In addition to the overall execution time and throughput measurement using both multiprogrammed and multi-threaded workloads, this paper provides detailed analysis on the memory hierarchy performance and on the performance scalability between single and dual cores. Our results indicate that for the best performance and scalability, it is important to have (1) fast cache-to-cache communication, (2) large L2 or shared capacity, (3) fast L2 to core latency, and (4) fair cache resource sharing. Three dual-core processors that we studied have shown benefits of some of these factors, but not all of them. Core 2 Duo has the best performance for most of the workloads because of its microarchitecture features such as shared L2 cache. Pentium D shows the worst performance in many aspects due to its technology-remap of Pentium 4.Keywords
This publication has 4 references indexed in Scilit:
- BioPerf: A benchmark suite to evaluate high-performance computer architecture on bioinformatics applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- IBM power5 chip: a dual-core multithreaded processorIEEE Micro, 2004
- Initial observations of the simultaneous multithreading Pentium 4 processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The SPLASH-2 programs: characterization and methodological considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002