Implementation of a digital read/write channel with EEPR4 detection
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Magnetics
- Vol. 31 (2) , 1180-1185
- https://doi.org/10.1109/20.364804
Abstract
A fully integrated digital read/write channel for magnetic recording applications is described. The device employs partial response maximum likelihood (PRML) sequence detection when reading data to enhance bit error rate vs. signal-to-noise ratio performance. The sequence detector is designed to accept input pulses exhibiting four non-zero samples, sampling occurring once per channel bit time. Channel optimization is facilitated through the inclusion of sixty-two 8-bit registers. The device is fabricated in a 0.8 micron double-metal CMOS process and supports data rates as high as 64 Mbits/sec.Keywords
This publication has 8 references indexed in Scilit:
- An advanced read/write channel for magnetic disk storagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A digital chip with adaptive equalizer for PRML detection in hard-disk drivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An elliptic continuous-time CMOS filter with on-chip automatic tuningIEEE Journal of Solid-State Circuits, 1985
- A CMOS 8-Bit High-Speed A/D Converter ICIEEE Journal of Solid-State Circuits, 1985
- A 1 mV MOS comparatorIEEE Journal of Solid-State Circuits, 1978
- Application of Probabilistic Decoding to Digital Magnetic Recording SystemsIBM Journal of Research and Development, 1971