Two-dimensional device simulation for avalanche induced short channel effect in poly-Si TFT
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 859-862
- https://doi.org/10.1109/iedm.1990.237027
Abstract
A novel two-dimensional device simulator for poly-Si TFTs (thin-film transistors) is developed, in which the effects of grain boundaries (GBs) are incorporated into the carrier mobility model. In this simulator, the basic semiconductor equations are iteratively solved in combination with the carrier generation/recombination model, which consists of avalanche, S-R-H, and Auger processes. By using this simulator, the effects of GBs on device characteristics are accurately evaluated. In addition, the avalanche-induced short channel effect in poly-Si TFTs is numerically analyzed.<>Keywords
This publication has 3 references indexed in Scilit:
- A semi-empirical model for the field-effect mobility of hydrogenated polycrystalline-silicon MOSFETsIEEE Transactions on Electron Devices, 1988
- Effects of grain boundaries on the channel conductance of SOl MOSFET'sIEEE Transactions on Electron Devices, 1983
- A conduction model for semiconductor-grain-boundary-semiconductor barriers in polycrystalline-silicon filmsIEEE Transactions on Electron Devices, 1983