TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell Layout
- 1 June 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 20 (3) , 799-804
- https://doi.org/10.1109/jssc.1985.1052385
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Addressing a High-Speed D/A Converter Design for Mixed-Mode VLSI SystemsIEICE Transactions on Electronics, 2005
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Exploiting Domain Knowledge in IC Cell LayoutIEEE Design & Test of Computers, 1984
- Palladio: An exploratory environment for circuit designComputer, 1983
- A Case Study of the F.I.R.S.T. Silicon CompilerPublished by Springer Nature ,1983
- Dumbo, A Schematic-to-Layout CompilerPublished by Springer Nature ,1983
- The VLSI Design Automation Assistant: Prototype SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The planar package planner for system designersPublished by Association for Computing Machinery (ACM) ,1982