Datapath optimization using feedback
- 9 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 129-134
- https://doi.org/10.1109/edac.1991.206375
Abstract
This paper describes recent experience with Fasolt, a software tool that automatically optimizes a register-level datapath. Fasolt uses a model of layout to drive the choice of optimizing transformations at the levels of scheduling and allocation; hence it is a feedback-driven optimization system. In choosing transformations, Fasolt takes placement and wiring into account in a way that has not been demonstrated in any other high-level synthesis system. Fasolt is also cyclic in that high-level transformations trigger changes at lower levels, which after analysis trigger further high-level changes. This implementation of Fasolt has an expanded set of transformation rules, timing-driven and area-driven transformations, and improved layout modeling capability. This paper presents experimental results on three basic test cases and two major variations on the layout software.Keywords
This publication has 9 references indexed in Scilit:
- Manual rescheduling and incremental repair of register-level datapathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design Tools for Intelligent Silicon CompilationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Knowledge based control in micro-architecture designPublished by Association for Computing Machinery (ACM) ,1987
- A New Algorithm for Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptionsPublished by Association for Computing Machinery (ACM) ,1986
- The VLSI Design Automation Assistant: What's in a Knowledge BasePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Optimal orientations of cells in slicing floorplan designsInformation and Control, 1983
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982