Monolithically integrated enhancement-mode InP MISFET inverter
- 11 September 1986
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 22 (19) , 1014-1016
- https://doi.org/10.1049/el:19860693
Abstract
Three InP MISFETs have been monolithically integrated on an Fe-doped semi-insulating InP substrate in conjunction with three integrated load resistors forming an inverter. The epitaxial layers have been grown by chloride vapour-phase epitaxy. The MISFETs exhibit transconductances as high as 200 mS/mm for a gate length of 1 μm. The circuit consists of one MISFET that is operated as a one transistor-inverter stage in isolation and a two-stage inverter whose output is connected to the gate of an FET. For two-stage inverters we have obtained typical high- and low-level noise margins of 0.4 and 0.3 V at a bias level of 1.5 V.Keywords
This publication has 0 references indexed in Scilit: