Directions in DSP processors
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 8 (8) , 1420-1427
- https://doi.org/10.1109/49.62820
Abstract
The evolution of single-chip digital signal-processor (DSP) architectures is discussed. It is argued that multiple arithmetic units and functionally enhanced arithmetic units are promising directions for further evolution of the datapath architecture. Candidate structures are defined, and the operation of popular DSP benchmarks on these structures is demonstratedKeywords
This publication has 12 references indexed in Scilit:
- Pipelined cordic architectures for fast VLSI filtering and array processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A VLSI speech analysis chip set based on square root normalized ladder formsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A VLSI array CORDIC architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient elementary function generation with multipliersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On-line CORDIC algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Programmable DSP architectures. IIIEEE ASSP Magazine, 1989
- Implementation Of An SVD Processor Using Redundant CORDICPublished by SPIE-Intl Soc Optical Eng ,1988
- A Custom VLSI Chip Set for Digital Signal Processing in High-Speed Voiceband ModemsIEEE Journal on Selected Areas in Communications, 1986
- Highly concurrent computing structures for matrix arithmetic and signal processingComputer, 1982
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971