Investigations and measurements of the dynamic performance of high-speed ADCs
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Instrumentation and Measurement
- Vol. 41 (6) , 829-833
- https://doi.org/10.1109/19.199417
Abstract
The accuracy of ultra-high-speed analog-to-digital converters (ADCs) decreases at higher input frequencies. This is mainly due to timing mismatches, which cause the comparators to sample different time points of the input signal. Investigations concerning the origin of the aperture uncertainty in a 4-bit parallel ADC implemented in a 0.5 mu m GaAs FET technology were performed. On-chip E-beam measurements of the clock distribution for the comparators showed differences of 20 ps between the comparators. To overcome these problems, a GaAs 5-bit 1Egigasample per second (GSps) ADC with on-chip track-and-hold circuitry (T&H) was developed. A complete DC and AC characterization of the 5-bit ADC using a histogram test, Fast Fourier Transform test (FFT, sine wave curve fitting test and beat frequency test up to 1.3 GHz was performed. By using the T&H in front of the parallel ADC, 4.6 effective numbers of bits (ENOBs) are achieved at 1 GHz input signal compared to 3.7 ENOBs without T&HKeywords
This publication has 4 references indexed in Scilit:
- A 5 bit, 2.2 Gs/s monolithic A/D converter with gigahertz bandwidth, and 6 bit A/D converter systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A low-power, high-speed 4-bit GaAs ADC and 5-bit DACPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A gigasample/s 5 bit ADC with on-chip track hold based on an industrial 1 mu m GaAs MESFET E/D processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Flexible picosecond probing of integrated circuits with chopped electron beamsIBM Journal of Research and Development, 1990