Offset compensation technique for CMOS current comparators
- 26 May 1994
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 30 (11) , 852-854
- https://doi.org/10.1049/el:19940523
Abstract
A simple technique for offset compensation in current comparators is proposed. Apart from a residual clock-feedthrough error, a great reduction in the offset voltage is achieved at the expense of a slight increase in complexity. To illustrate the use of the proposed technique, a compensated current mirror comparator is discussed.Keywords
This publication has 4 references indexed in Scilit:
- Fast CMOS multilevel current comparatorElectronics Letters, 1993
- Switched-Currents: an analogue technique for digital technologyPublished by Institution of Engineering and Technology (IET) ,1993
- Novel approach to high speed CMOS current comparatorsElectronics Letters, 1992
- CMOS current comparator circuitElectronics Letters, 1983