PROTEUS: a high-performance parallel-architecture simulator
- 1 June 1992
- proceedings article
- Published by Association for Computing Machinery (ACM)
- Vol. 20 (1) , 247-248
- https://doi.org/10.1145/133057.133146
Abstract
PROTEUS is a high-performance simulator for MIMD multiprocessors. It is fast, accurate, and flexible: it is one to two orders of magnitude faster than comparable simulators, it can reproduce results from real multiprocessors, and it is easily configured to simulate a wide range of architectures. PROTEUS provides a modular structure that simplifies customization and independent replacement of parts of architecture. There are typically multiple implementations of each module that provide different combinations of accuracy and performance; users pay for accuracy only when and where they need it. Finally, PROTEUS provides repeatability, nonintrusive monitoring and debugging, and integrated graphical output, which result in a development environment superior to those available on real multiprocessorsKeywords
This publication has 3 references indexed in Scilit:
- Synchronization without contentionPublished by Association for Computing Machinery (ACM) ,1991
- Analysis and benchmarking of two parallel sorting algorithms: Hyperquicksort and quickmergeBIT Numerical Mathematics, 1989
- The rice parallel processing testbedPublished by Association for Computing Machinery (ACM) ,1988