An associative logic matrix
- 1 October 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 11 (5) , 679-691
- https://doi.org/10.1109/jssc.1976.1050798
Abstract
While retaining the regular interconnection structure of read-only memory and programmable logic array devices, associative logic makes possible the efficient realization of multiple output, multilevel, combinational, and sequential networks. The extreme versatility of associative logic is provided by internal feedback and matrix segmentation, both characteristic features of the new device. Internal feedback permits networks to be realized in two or more logic levels without the need for external output-input connections. It also makes practical the formation of memory circuits within the matrix. Segmentation permits formation of collinear but functionally independent line segments, thereby improving the areal efficiency of monolithic devices. Consideration of associative logic proceeds from a review of logic implementation by means of memory devices and concludes with a description of an associative logic device developed using bipolar technology.Keywords
This publication has 9 references indexed in Scilit:
- An Introduction to Array LogicIBM Journal of Research and Development, 1975
- Hardware Implementation of a Small System in Programmable Logic ArraysIBM Journal of Research and Development, 1975
- Array Logic MacrosIBM Journal of Research and Development, 1975
- A Rectangular Logic ArrayIEEE Transactions on Computers, 1972
- On the Tradeoff Between Logic Performance and Circuit-to-Pin Ratio for LSIIEEE Transactions on Computers, 1972
- Functional Memory and Its Microprogramming ImplicationsIEEE Transactions on Computers, 1971
- A fully-decoded 2048-bit electrically-programmable MOS ROMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1971
- Structured logicPublished by Association for Computing Machinery (ACM) ,1969
- Analysis of Transmission Lines on Integrated-Circuit ChipsIEEE Journal of Solid-State Circuits, 1967