Off-detector electronics for a high-rate CSC detector
Open Access
- 12 July 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 51 (3) , 461-464
- https://doi.org/10.1109/TNS.2004.828797
Abstract
Data acquisition (DAQ) electronics are described for a system of high-rate cathode strip chambers (CSC) in the forward region of A Toroidal LHC ApparatuS (ATLAS) muon spectrometer. The system provides serial streams of control signals for switched capacitor array analog memories on the chambers and accepts a total of nearly 294 Gbit/s in serial raw data streams from 64 chambers in the design configuration. Processing of the data is done in two stages, leading to an output bandwidth of 2.56 Gbit/s. The architecture of the system is described, as are some important signal processing algorithms and hardware implementation details. Although designed for a specific application, the architecture is sufficiently general to be used in other contexts.Keywords
This publication has 1 reference indexed in Scilit:
- Off-detector electronics for a high-rate CSC detectorIEEE Transactions on Nuclear Science, 2004