Hierarchical Global Wiring for Custom Chip Design
- 1 January 1986
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 141, 481-489
- https://doi.org/10.1109/dac.1986.1586132
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- New global routing subsystem for CMOS gate arraysIEE Proceedings - Circuits, Devices and Systems, 1994
- Global Wiring by Simulated AnnealingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Hierarchical Wire RoutingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Routing Techniques for Gate ArrayIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Steiner trees, partial 2–trees, and minimum IFI networksNetworks, 1983
- The "PI" (Placement And Interconnect) SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Automatic Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A fast algorithm for Steiner treesActa Informatica, 1981