Performance of an experimental data flow architecture for signal processing
- 24 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 7, 695-698
- https://doi.org/10.1109/icassp.1982.1171541
Abstract
A new architecture based on the data flow principle has been developed for signal processing purposes. The Data Flow Signal Processor (DFSP) is capable of highly parallel computation of block realizations of nonrecursive algorithms. The flexibility and modularity of the DFSP architecture are illustrated by two examples. The three-sensor problem shows the high performance of the DFSP in handling three 100 kHz input streams and performing correlation computations on them. The second example shows that 256 × 256 images can be processed with spatially restricted operations at video rate.Keywords
This publication has 1 reference indexed in Scilit:
- Parallel and cascade microprocessor implementations for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981